BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//P4 - Language Consortium - ECPv6.16.3//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-WR-CALNAME:P4 - Language Consortium
X-ORIGINAL-URL:https://p4.org
X-WR-CALDESC:Events for P4 - Language Consortium
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:UTC
BEGIN:STANDARD
TZOFFSETFROM:+0000
TZOFFSETTO:+0000
TZNAME:UTC
DTSTART:20240101T000000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;TZID=UTC:20250529T080000
DTEND;TZID=UTC:20250529T080000
DTSTAMP:20260531T171724
CREATED:20250912T220259Z
LAST-MODIFIED:20250915T225242Z
UID:10000125-1748505600-1748505600@p4.org
SUMMARY:P4 Developer Days - P4 on Silicom ThunderFjord SmartNIC
DESCRIPTION:P4 Developer Days webinar\, “P4 on Silicom ThunderFjord SmartNIC”\nDate: May 29\, 2025\nTime: 8:00am Pacific \nVIEW VIDEO \nVIEW SLIDES \nAbstract\nThe integration of P4 into the FPGA of the Silicom ThunderFjord SmartNIC brings unprecedented flexibility and programmability to modern networking. This presentation explores the capabilities of the ThunderFjord SmartNIC\, highlighting how P4 enables dynamic packet processing directly on the hardware. We will delve into the architecture of the SmartNIC\, its role in enhancing network performance\, and the benefits of using P4 to implement custom protocols\, traffic management\, and network offload functions. \nSpeakers \nLars Munch \, Senior Software Engineer\, Silicom Denmark \nLars holds a Master’s degree in Computer Science from the Technical University of Denmark (DTU)\, with research experience in embedded systems. With over two decades of expertise\, he has developed high-performance software solutions for SmartNICs\, IoT devices\, and embedded Linux platforms. Currently\, Lars is a Senior Software Engineer at Silicom Denmark\, where he is responsible for the design\, development\, and optimization of software solutions related to SmartNICs\, playing a key role in delivering advanced networking technologies. \nEleftherios Kyriakakis\, FPGA Developer\, Silicom Denmark \nEleftherios holds a PhD from the Technical University of Denmark (DTU) with a research focus on “Time-predictable End-system Design for Real-Time Communication”.  He specializes in FPGA and ASIC design\, particularly in developing fault-tolerant and real-time systems. His most notable published works include the implementation of a fault-tolerant inter-chip Network-on-Chip (NoC) communication bridge on FPGAs\, memory controllers with single-event upset (SEU) detection\, and research on precise time protocol (PTP) and time-triggered networks. Currently\, Eleftherios is working as an FPGA engineer at Silicom Denmark\, where he is responsible for the design and development of proof-of-concept solutions for SmartNICs. \n 
URL:https://p4.org/event/p4-developer-days-p4-on-silicom-thunderfjord-smartnic/
CATEGORIES:Events
END:VEVENT
END:VCALENDAR