BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//P4 - Language Consortium - ECPv6.15.20//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-WR-CALNAME:P4 - Language Consortium
X-ORIGINAL-URL:https://p4.org
X-WR-CALDESC:Events for P4 - Language Consortium
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:UTC
BEGIN:STANDARD
TZOFFSETFROM:+0000
TZOFFSETTO:+0000
TZNAME:UTC
DTSTART:20190101T000000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;TZID=UTC:20200428T080000
DTEND;TZID=UTC:20200429T080000
DTSTAMP:20260506T125803
CREATED:20250912T220241Z
LAST-MODIFIED:20250915T231056Z
UID:10000121-1588060800-1588147200@p4.org
SUMMARY:P4 Expert Roundtable Series
DESCRIPTION:The P4 Expert Roundtable Series was a virtual event that included keynotes\, plenary\, and panel discussions relevant to the P4 community. The video recordings and slides are now available for on-demand access below\, or view complete YouTube playlist. \n\n\n\n\n\n\nKeynotes\n\n\n\n \nP4 at the Edge \nNate Foster\, Associate Professor\, Computer Science\, Cornell University \nSlides \n\n \nUsing P4 & P4 Runtime for Optimal L3 Routing \nStefan Heule\, Software Engineer\, Google \nSlides \n\n\n\n \nFuture of Programmable Packet Processing \nChang Kim\, CTO Applications\, Barefoot Division\, Intel \nSlides \n\n \nP4 Evolution – From Packet Processing to Message Processing \nVipin Jain\, Founder & CTO\, Pensando \nSlides \n\n\n\n\n\nPlenary Sessions\n\n\n\nTitle\nSlides\nVideo\n\n\n\n\nHow is P4 Evolving as a Language \n\nModerator: Andy Fingerhut\, Cisco\nTomasz Osiński\, Orange\nEric Campbell\, Cornell University\n\n\nSlides\nVideo\n\n\nP4 Use Cases in Programmable Switching \n\nModerator: Prem Jonnalagadda\, Intel\nGuy Caspary\, Cisco\nPaola Grosso\, University of Amsterdam\nArkadiy Shapiro\, Intel\n\n\nSlides\nVideo\n\n\nP4 Use Cases in Operator Networks \n\nModerator: Brian O’Connor\, ONF\nSuresh Krishnan\, Kaloom\nVijay Sivaraman\, Canopus Networks\n\n\nSlides\nVideo\n\n\nP4 Use Cases in Programmable NICs \n\nModerator: Gordon Brebner\, Xilinx\nJohn Cruz\, Pensando\nMario Baldi\, Pensando\n\n\nSlides\nVideo\n\n\nClosing the Loop: Network Control in the Data Plane \n\nModerator: Jen Rexford\, Princeton University\nDaniel Alvarez\, Intel\n\n\nSlides\nVideo\n\n\n\n\nPlenary Sessions\n\n\n\nTitle\nSlides\nVideo\n\n\n\n\nProgrammable In-Network Security for Context-Aware BYOD Policies \n\nQiao Kang\, Rice University\nSrinivas Narayana Ganapathy\, Rutgers University\n\n\nSlides\nVideo\n\n\nEfficient P4+FPGA-based Forwarding for SCION\, a Path-Aware Internet Architecture \n\nKamila Součková\, ETH Zurich\nSteve Ibanez\, Stanford University\n\n\nSlides\nVideo\n\n\nPBT-on-Demand on Mellanox P4-Capable Hybrid Switch \n\nItzik Ashkenazi\, Technion – Israel Institute of Technology\nMatty Kadosh\, Mellanox Technologies\nMuhammad Shahbaz\, Stanford University\n\n\nSlides\nVideo\n\n\nRealizing Source Routed Multicast Using Mellanox’s Programmable Hardware Switches \n\nYonatan Piasetzky\, Mellanox Technologies\nMuhammad Shahbaz\, Stanford University\nPraveen Tammana\, Princeton University\n\n\nSlides\nVideo\n\n\nNetWarden: Mitigating Network Covert Channels While Preserving Performance \n\nJiarong Xing\, Rice University\nAlan Liu\, Carnegie Mellon & Boston University\n\n\nSlides\nVideo\n\n\nA Journey from OpenFlow to P4: Improved Performance and Reduced Development Time \n\nJeff Elpern\, NoviFlow\nMihai Budiu\, VMware Research\n\n\nSlides\nVideo\n\n\nFlowPulse: Traffic Classification Using P4 and ML \n\nHimal Kumar\, Canopus Networks\nVijay Sivaraman\, Canopus Networks\nBrian O’Connor\, ONF\nPrem Jonnalagadda\, Intel\n\n\nSlides\nVideo\n\n\nMathematical Operations in Programmable Switches Using TCAMs \n\nMojtaba Malekpourshahraki\, University of Illinois at Chicago\nBrent Stephens\, University of Illinois at Chicago\nSrinivas Narayana Ganapathy\, Rutgers University\n\n\nSlides\nVideo\n\n\nTowards an Open P4 Programmable Hardware Platform \n\nGordon Brebner\, Xilinx\nStephen Ibanez\, Stanford University\n\n\nSlides\nVideo\n\n\nProgrammable Data Plane Architecture for the Network Edge \n\nMario Baldi\, Pensando Systems\nMina Tahmasbi Arashloo\, Cornell University\n\n\nSlides\nVideo\n\n\nBuilding and Delivering a P4-based Network Tester \n\nRam Murthy\, Keysight Technologies\nPraveen Tammana\, Princeton University\n\n\nSlides\nVideo\n\n\nOffloading Media Traffic to Programmable Data Plane Switches \n\nElie Kfoury\, University of South Carolina\nMina Tahmasbi Arashloo\, Cornell University\n\n\nSlides\nVideo\n\n\nAdvanced Congestion Control with Programmable Switches \n\nJeongkeun “JK” Lee\, Barefoot Division at Intel\nMuhammad Shahbaz\, Stanford University\n\n\nSlides\nVideo\n\n\n\n\nSponsors
URL:https://p4.org/event/p4-expert-roundtable-series/
CATEGORIES:Events
END:VEVENT
END:VCALENDAR