BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//P4 - Language Consortium - ECPv6.15.20//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-WR-CALNAME:P4 - Language Consortium
X-ORIGINAL-URL:https://p4.org
X-WR-CALDESC:Events for P4 - Language Consortium
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:UTC
BEGIN:STANDARD
TZOFFSETFROM:+0000
TZOFFSETTO:+0000
TZNAME:UTC
DTSTART:20250101T000000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;TZID=UTC:20260204T080000
DTEND;TZID=UTC:20260204T090000
DTSTAMP:20260502T231235
CREATED:20251007T163320Z
LAST-MODIFIED:20260213T141052Z
UID:10000154-1770192000-1770195600@p4.org
SUMMARY:P4 Developer Days - Programmable Data Planes for the Cloud Era: Harnessing P4 on FPGA based SmartNICs
DESCRIPTION:In case you missed it\, you can now view the recording of this P4 Developer Days webinar\, “Programmable Data Planes for the Cloud Era: Harnessing P4 on FPGA-based SmartNICs”\n\n\n\nView Video\nView Slides\n\nAbstract\nThe exponential growth of cloud-native services\, 5G connectivity\, and data-intensive applications is driving unprecedented demand for high-throughput and flexible packet processing. Traditional fixed-function ASIC solutions\, while performant\, lack the adaptability to address emerging tunnelling protocols\, dynamic QoS enforcement\, and evolving custom workloads. P4\, an open and protocol-independent programming language for the data plane\, directly addresses these limitations by enabling developers to rapidly define and deploy advanced packet pipelines without RTL complexity. By combining FPGA Vendors P4 Compilers like Altera’s P4 Suite with iW-Fibre SmartNICs\, operators can synthesize programmable pipelines that sustain line-rate performance while remaining fully adaptable. \nDemonstration of the use cases – including checksum verification\, IP-in-IP tunnelling\, VXLAN encapsulation/decapsulation\, and standards-based QoS metering—illustrate how P4 empowers service providers and data centers to stay agile\, scalable\, and future-ready. \nSpeaker\nChethan T V is an Electronics an Communications Engineer possessing diverse experience in embedded industry as a digital design engineer with extensive expertise in FPGA design flow and SoC lifecycle. With strong project management skills\, he has led various challenging projects from conceptualization stage to execution and delivered successful products in the field of defense\, video\, military & commercial sectors. He is an Associate Director\, FPGA BU\, iWave Global – leading the Smart-NIC division from the ground up\, building a high-performing team\, and driving strategic projects in next-generation networking.
URL:https://p4.org/event/p4-developer-days-programmable-data-planes-for-the-cloud-era-harnessing-p4-on-fpga-based-smartnics/
CATEGORIES:Events
END:VEVENT
END:VCALENDAR