1st P4 European Workshop (P4EU)

Named Data Networking with Programmable Switches

Rui Miguel  
(speaker)  
LASIGE, Faculdade de Ciências Universidade de Lisboa  
(Faculty of Sciences, University of Lisbon), Lisbon

Salvatore Signorello  
SnT, University of Luxembourg, Luxembourg

Fernando M. V. Ramos  
LASIGE, Faculdade de Ciências Universidade de Lisboa  
(Faculty of Sciences, University of Lisbon), Lisbon
PRESENTATION OUTLINE

I. Background & Motivation

II. Architecture
   FIB | Pending Interest Table | Content Store

III. Evaluation

IV. Conclusion & Future Work
PART I

Background
Named Data Networks

• A network architecture that focuses on content distribution.
  – In contrast to the point-to-point IP model.
  – Better suits nowadays Internet’s most frequent use cases.

• Machines have no identification (addresses). Only data is named.
  – Consumers request a resource by name with an Interest packet.
  – Producers emit a Data packet uniquely bound to that name.
  – Routers forward these Interests according to its name.
  – Instead of asking a specific host for content, the consumer asks the network.
Node A requests the main web page of Cambridge University by emitting an Interest into the network. The Interest packet is the request.
Similarly to IP, the NDN FIB is populated by routing protocols.
Named Data Networks

A

FORWARDING INFO. BASE

uk/ac

/uk/ac/cam/index.html

INTEREST

PIT

Cambridge Server

IEEE ICNP 2018 1st P4 European Workshop

Named Data Networking with Programmable Switches
Named Data Networks

A

PIT

INTEREST
uk/ac/cam/
index.html

FORWARDING INFO. BASE

<table>
<thead>
<tr>
<th>/uk/ac</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>/uk/ac/cam</td>
<td></td>
</tr>
<tr>
<td>*</td>
<td>Drop</td>
</tr>
</tbody>
</table>
Named Data Networks

Background
Named Data Networks

INTEREST
uk/ac/cam/index.html

PIT
Named Data Networks

I

Background

IEEE ICNP 2018 1st P4 European Workshop

Named Data Networking with Programmable Switches
Named Data Networks

IEEE ICNP 2018 1st P4 European Workshop

Named Data Networking with Programmable Switches
Named Data Networks

Distribution at work
Named Data Networks

A

B

C

INTEREST
uk/ac/cam/index.html
Named Data Networks
Motivation

• No line-rate production hardware exists for NDN.

• **Existing routers can’t be extended** to support the non-conventional packet processing required by NDN.
  
  – **Current solutions are software-based.** FIB has thus far always been implemented in software.

• We leverage the **recent availability of programmable switches** to propose the design and implementation of a new line-rate NDN router written in P4_16.
PART II

Architecture
**P4\textsubscript{16} as implementation language**

- High-level **language to express data plane** forwarding behavior.

- The programmer specifies **headers, parser and the processing sequence** a packet should undergo.

- **A compiler maps the program** to the underlying device’s capabilities and hardware.
NDN Router

Parser → Content Store → Pending Interest Table (PIT) → Forwarding Information Base (FIB) → Deparser

INTEREST
uk/ac/cam/index.html
Architecture

NDN Router

Parser

INTEREST
uk/ac/cam/index.html
• **PROBLEM 1:** NDN packets do not follow the typical packet structure. They are a tree of *Type-Length-Values (TLVs).*

<table>
<thead>
<tr>
<th>TYPE</th>
<th>LENGTH (in bytes)</th>
<th>EXTENSION</th>
<th>VALUE</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 byte</td>
<td>1 byte</td>
<td>0, 2, 4, or 8 bytes</td>
<td>size is LENGTH or EXTENSION bytes</td>
</tr>
</tbody>
</table>
• **PROBLEM 1:** NDN packets do not follow the typical packet structure. They are a tree of **Type-Length-Values (TLVs).**

```
+--------+--------+---------+----------+
| TYPE   | LENGTH | EXTENSION| VALUE    |
| 1 byte | 1 byte | 0, 2, 4, or 8 bytes | size is LENGTH or EXTENSION bytes |
+--------+--------+---------+----------+
```

• What “uk/ac/cam/index” looks like at the network level:

```
Interest (TLV₀) 22 TLVₙ 20 TLVₖ 2 uk TLVₖ 2 ac TLVₖ 3 cam TLVₖ 5 index
```
Parser

- In P4_14, parsing this packet structure incurs an enormous amount of parser states.
• In P4_14, parsing this packet structure incurs an enormous amount of parser states.

• P4_16 makes it easier. **SOLUTION:**
  1. Use a `header_union`. The union’s members cover all the TLV possibilities.
  2. Encapsulate TLV extraction logic inside a `subparser`. The main `parser` calls the subparser whenever a TLV needs to be extracted from the packet.

```cpp
header smallTLV_h {
  bit<8> type;
  bit<8> length;
  varbit<252 x 8> value;
}

header mediumTLV_h {
  bit<8> type;
  bit<8> lencode; //=253
  bit<16> extension;
  varbit<0xffff x 8> value;
}

tlv_hu {
  smallTLV_h stlv;
  mediumTLV_h mtlv;
  largeTLV_h ltlv;
}
```
In P4_14, parsing this packet structure incurs an enormous amount of parser states.

P4_16 makes it easier. **SOLUTION:**

1. Use a `header_union`. The union’s members cover all the TLV possibilities.
2. Encapsulate TLV extraction logic inside a `subparser`. The main `parser` calls the subparser whenever a TLV needs to be extracted from the packet.

**ADVANTAGES:**

+ P4 program with less code & more readable
**PROBLEM 2:** Interest names may have any number of components.

- “uk/ac/cam/index” (4 components)

**SOLUTION:**

- Use the *header stack* P4 type.
- The parser is a state machine that can transition to itself.
- **BMv2-ss limitation:** one must write MAX parser states, because only compile-time values are allowed as header stack indexes.

![Diagram showing state machine and header stack]

MAX was defined at compile time

*header stack*
Architecture
Forwarding Information Base (FIB)

- The **FIB** routes an Interest packet by longest prefix match of the name therein.

- **PROBLEM:** P4 has little support to process strings. We can parse them to **varbit** fields, but these can’t be used to match on tables.

<table>
<thead>
<tr>
<th>FORWARDING INFO. BASE</th>
</tr>
</thead>
<tbody>
<tr>
<td>/uk/ac</td>
</tr>
<tr>
<td>/uk/ac/cam</td>
</tr>
<tr>
<td>*</td>
</tr>
<tr>
<td>Drop</td>
</tr>
</tbody>
</table>
The **FIB** routes an Interest packet by longest prefix match of the name therein.

**PROBLEM:** P4 has little support to process strings. We can parse them to **varbit** fields, but these can’t be used to match on tables.

**SOLUTION:**

1. Use the `hash()` primitive to convert to an unsigned, fixed-length **bit** type.
2. Perform lpm (longest prefix match) **match kind** on the result (details follow).
Introducing a new data structure, the hashtray.
- **DEFINITION**: Given an NDN name, a hashtray is a series of blocks each with the result of hashing a component.
- In our implementation, we used MAX=8 blocks and a 16-bit hash function (names longer than 8 components match only with the first 8 components).

```c
typedef bit<8×16> hashtray_t;
```

The hashtray is used in 2 situations:

1. When building FIB entries. Each FIB entry is a hashtray.
2. Whenever an Interest needs to be routed.
Constructing the FIB

- Let’s add the entry: / uk / ac / cam → port 2
Constructing the FIB

• Let’s add the entry:

/ uk / ac / cam

h

h(“uk”)

<table>
<thead>
<tr>
<th>Block no.1</th>
<th>Block no.2</th>
<th>Block no.3</th>
<th>Block no.4</th>
<th>Block no.5</th>
<th>Block no.8</th>
</tr>
</thead>
</table>
Constructing the FIB

- Let’s add the entry:

/ uk / ac / cam

\[ h(“uk”) \rightarrow h(“ac”) \downarrow \]

<table>
<thead>
<tr>
<th>Block no.1</th>
<th>Block no.2</th>
<th>Block no.3</th>
<th>Block no.4</th>
<th>Block no.5</th>
<th>Block no.8</th>
</tr>
</thead>
</table>
Constructing the FIB

• Let’s add the entry:

/ uk / ac / cam

Block no.1  Block no.2  Block no.3  Block no.4  Block no.5  Block no.8
Constructing the FIB

- Let’s add the entry:

```
/ uk / ac / cam
```

<table>
<thead>
<tr>
<th>0x0000</th>
<th>0x0000</th>
<th>0x0000</th>
</tr>
</thead>
<tbody>
<tr>
<td>Block no.1</td>
<td>Block no.2</td>
<td>Block no.3</td>
</tr>
<tr>
<td>h(“uk”)</td>
<td>h(“ac”)</td>
<td>h(“cam”)</td>
</tr>
<tr>
<td>Block no.4</td>
<td>Block no.5</td>
<td>Block no.8</td>
</tr>
</tbody>
</table>

Add hashtray to the FIB
Constructing the FIB

- Our entry is associated with an lpm mask covering three blocks (48 bits), as well as the outgoing port.
Constructing the FIB

- All entries are added using the same process.

<table>
<thead>
<tr>
<th>lpm mask</th>
<th>16 bits</th>
<th>out port</th>
</tr>
</thead>
<tbody>
<tr>
<td>16</td>
<td>h(“uk”) 0 0 0 0 0 0 0 0</td>
<td>7</td>
</tr>
<tr>
<td>32</td>
<td>h(“uk”) h(“ac”) 0 0 0 0 0 0</td>
<td>9</td>
</tr>
<tr>
<td>48</td>
<td>h(“uk”) h(“ac”) h(“kcl”) 0 0 0 0 0</td>
<td>3</td>
</tr>
<tr>
<td>48</td>
<td>h(“uk”) h(“ac”) h(“cam”) 0 0 0 0 0</td>
<td>2</td>
</tr>
<tr>
<td>48</td>
<td>h(“pt”) h(“ul”) h(“fc”) 0 0 0 0 0</td>
<td>4</td>
</tr>
</tbody>
</table>
FIB lpm matching

**Interest**

NAME: uk / ac / cam / index

---

**FIB, collection of hashtrays (in TCAM)**

<table>
<thead>
<tr>
<th>16 bits</th>
<th>lpm mask</th>
<th>out port</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>h(&quot;uk&quot;)</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>16</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

---
FIB lpm matching

**Interest**

NAME: uk / ac / cam / index

FIB, collection of hashtrays (in TCAM)

<table>
<thead>
<tr>
<th>lpm mask</th>
<th>16 bits</th>
<th>out port</th>
</tr>
</thead>
<tbody>
<tr>
<td>16</td>
<td>h(&quot;uk&quot;) 0 0 0 0 0 0 0 0</td>
<td>7</td>
</tr>
<tr>
<td>32</td>
<td>h(&quot;uk&quot;) h(&quot;ac&quot;) 0 0 0 0 0 0</td>
<td>9</td>
</tr>
<tr>
<td>48</td>
<td>h(&quot;uk&quot;) h(&quot;ac&quot;) h(&quot;kcl&quot;) 0 0 0 0 0</td>
<td>3</td>
</tr>
<tr>
<td>48</td>
<td>h(&quot;uk&quot;) h(&quot;ac&quot;) h(&quot;cam&quot;) 0 0 0 0 0</td>
<td>2</td>
</tr>
<tr>
<td>48</td>
<td>h(&quot;pt&quot;) h(&quot;ul&quot;) h(&quot;fc&quot;) 0 0 0 0 0</td>
<td>4</td>
</tr>
</tbody>
</table>
FIB lpm matching

**Interest**

NAME: uk / ac / cam / index

FIB, collection of hashtrays (in TCAM)

16 bits

out port

<table>
<thead>
<tr>
<th>lpm mask</th>
<th>h(“uk”)</th>
<th>h(“ac”)</th>
<th>h(“cam”)</th>
<th>h(“index”)</th>
<th>0x0000</th>
<th>0x0000</th>
</tr>
</thead>
<tbody>
<tr>
<td>16</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>32</td>
<td>h(“uk”)</td>
<td>h(“ac”)</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>48</td>
<td>h(“uk”)</td>
<td>h(“ac”)</td>
<td>h(“kcl”)</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>48</td>
<td>h(“uk”)</td>
<td>h(“ac”)</td>
<td>h(“cam”)</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>48</td>
<td>h(“pt”)</td>
<td>h(“ul”)</td>
<td>h(“fc”)</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>
**FIB lpm matching**

### Interest

**NAME:** uk / ac / cam / index

<table>
<thead>
<tr>
<th>h(“uk”)</th>
<th>h(“ac”)</th>
<th>h(“cam”)</th>
<th>h(“index”)</th>
<th>0x0000</th>
<th>0x0000</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### FIB, collection of hashtrays (in TCAM)

<table>
<thead>
<tr>
<th>Lpm mask</th>
<th>16 bits</th>
<th>out port</th>
</tr>
</thead>
<tbody>
<tr>
<td>16</td>
<td>h(“uk”)</td>
<td>7</td>
</tr>
<tr>
<td>32</td>
<td>h(“uk”) h(“ac”)</td>
<td>9</td>
</tr>
<tr>
<td>48</td>
<td>h(“uk”) h(“ac”) h(“kcl”)</td>
<td>3</td>
</tr>
<tr>
<td>48</td>
<td>h(“uk”) h(“ac”) h(“cam”)</td>
<td>2</td>
</tr>
<tr>
<td>48</td>
<td>h(“pt”) h(“ul”) h(“fc”)</td>
<td>4</td>
</tr>
</tbody>
</table>
FIB lpm matching

Interest

NAME: uk / ac / cam / index

temp hash tray (in metadata)

16 bits

fib.apply()

FIB, collection of hash trays (in TCAM)
FIB lpm matching

**Interest**

NAME: uk / ac / cam / index

**temp hash tray (in metadata)**

16 bits

fib.apply()
**FIB lpm matching**

**Interest**

NAME: uk / ac / cam / index

```
<table>
<thead>
<tr>
<th></th>
<th>h(&quot;uk&quot;)</th>
<th>h(&quot;ac&quot;)</th>
<th>h(&quot;cam&quot;)</th>
<th>h(&quot;index&quot;)</th>
<th>0x0000</th>
<th>0x0000</th>
</tr>
</thead>
<tbody>
<tr>
<td>16</td>
<td></td>
<td></td>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>
```

temp hash tray (in metadata)

```
NAME: uk / ac / cam
```

```
fib.apply()
```

**FIB, collection of hashtrays (in TCAM)**

```
<table>
<thead>
<tr>
<th>lpm mask</th>
<th>16 bits</th>
<th>out port</th>
</tr>
</thead>
<tbody>
<tr>
<td>16</td>
<td>h(&quot;uk&quot;)</td>
<td>0</td>
</tr>
<tr>
<td>32</td>
<td>h(&quot;uk&quot;)</td>
<td>h(&quot;ac&quot;)</td>
</tr>
<tr>
<td>48</td>
<td>h(&quot;uk&quot;)</td>
<td>h(&quot;ac&quot;)</td>
</tr>
<tr>
<td>48</td>
<td>h(&quot;uk&quot;)</td>
<td>h(&quot;ac&quot;)</td>
</tr>
<tr>
<td>48</td>
<td>h(&quot;pt&quot;)</td>
<td>h(&quot;ul&quot;)</td>
</tr>
</tbody>
</table>
```
**FIB lpm matching**

**Interest**

NAME: uk / ac / cam / index

**temp hash tray (in metadata)**

<table>
<thead>
<tr>
<th>h(&quot;uk&quot;)</th>
<th>h(&quot;ac&quot;)</th>
<th>h(&quot;cam&quot;)</th>
<th>h(&quot;index&quot;)</th>
<th>0x0000</th>
<th>0x0000</th>
</tr>
</thead>
<tbody>
<tr>
<td>16 bits</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

**FIB, collection of hashtrays (in TCAM)**

<table>
<thead>
<tr>
<th>lpm mask</th>
<th>16 bits</th>
<th>out port</th>
</tr>
</thead>
<tbody>
<tr>
<td>✓ 16</td>
<td>h(&quot;uk&quot;) 0 0 0 0 0 0 0 0</td>
<td>7</td>
</tr>
<tr>
<td>✓ 32</td>
<td>h(&quot;uk&quot;) h(&quot;ac&quot;) 0 0 0 0 0 0</td>
<td>9</td>
</tr>
<tr>
<td>✗ 48</td>
<td>h(&quot;uk&quot;) h(&quot;ac&quot;) h(&quot;kcl&quot;) 0 0 0 0 0</td>
<td>3</td>
</tr>
<tr>
<td>✓ 48</td>
<td>h(&quot;uk&quot;) h(&quot;ac&quot;) h(&quot;cam&quot;) 0 0 0 0 0</td>
<td>2</td>
</tr>
<tr>
<td>✗ 48</td>
<td>h(&quot;pt&quot;) h(&quot;ul&quot;) h(&quot;fc&quot;) 0 0 0 0 0</td>
<td>4</td>
</tr>
</tbody>
</table>

- ✗ no match
- ✓ match
- ✓ lower priority match
FIB lpm matching

Interest

NAME: uk / ac / cam / index

port 2

FIB, collection of hashtrays (in TCAM)

<table>
<thead>
<tr>
<th>lpm mask</th>
<th>16 bits</th>
<th>out port</th>
</tr>
</thead>
<tbody>
<tr>
<td>16</td>
<td>h(&quot;uk&quot;)</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7</td>
</tr>
<tr>
<td>32</td>
<td>h(&quot;uk&quot;) h(&quot;ac&quot;)</td>
<td>0 0 0 0 0 0 0 0 0 9</td>
</tr>
<tr>
<td>48</td>
<td>h(&quot;uk&quot;) h(&quot;ac&quot;) h(&quot;kcl&quot;)</td>
<td>0 0 0 0 0 0 3</td>
</tr>
<tr>
<td>48</td>
<td>h(&quot;uk&quot;) h(&quot;ac&quot;) h(&quot;cam&quot;)</td>
<td>0 0 0 0 0 2</td>
</tr>
<tr>
<td>48</td>
<td>h(&quot;pt&quot;) h(&quot;ul&quot;) h(&quot;fc&quot;)</td>
<td>0 0 0 0 0 4</td>
</tr>
</tbody>
</table>
Our method guarantees line-rate processing and **greatly reduces memory footprint** over the state-of-the-art.
FIB lpm matching

- Our method is highly flexible.
  - Not all components need to be used to build the hashtray;
  - Blocks need not necessarily be the same size;
  - So long as the FIB entries and temporary hashtrays from passing Interests are built the same way, the scheme works.

EXAMPLE:
- Doesn’t start with “uk/ac/cam” → port 1
- `/uk/ac/cam/dpt/group/resource` → consult FIB
FIB hash collisions

• **PROBLEM:** Hash collisions may lead to ambiguity between entries; in some cases, bad routing decisions.

• **POSSIBLE SOLUTIONS:**
  – Wider hash outputs => higher memory requirements (double the width, double the memory 😞), but has the advantage of supporting larger namespaces;
  – Leave the problem to be solved by the control plane;
  – (FUTURE WORK) Double hashing, cuckoo hashing;
Architecture

NDN Router

INTEREST
uk/ac/cam/index.html

Pending Interest Table (PIT)
PIT

- Memorizes what each port requested.

<table>
<thead>
<tr>
<th>/uk/ac/cam/index</th>
<th>0</th>
<th>1</th>
<th>0</th>
<th>1</th>
</tr>
</thead>
<tbody>
<tr>
<td>/pt/ul/fc/index</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>
• Memorizes what each port requested.

• **SOLUTION:** Implemented with 2 register arrays.
  
  – Each register index holds a bit vector. Each bit represents a port.

    ```cpp
    register<bit<MAX_PORTS>>(PIT_SIZE) PIT;
    ```
  
  – An additional register array stores hashtrays to deal with index collisions.
  
  – Whenever a hashtray indexes to an occupied cell, it is dropped and the consumer must reemit.
Architecture

NDN Router

INTEREST
uk/ac/cam/index.html

Content Store
Caches packets.
  - Optional, but key to ensuring the network’s efficiency.

We implemented two versions in BMv2-ss:
  - Register implementation;
  - Directly implemented in C++ in the switch code.

Possible solutions when porting to hardware:
  - Register implementation;
    - Optimal performance, but competes with PIT and FIB for memory.
    - Non-volatile storage attached to the device, accessed through extern calls;
  - Port mirroring: the content store is a host connected to the device.
    - Increased latency.
    - Additional mapping required.
PART III

Evaluation
Experimental Setup

- Tests run on an off-the-shelf computer, using **Behavioral Model 2** and its **simple_switch target** (BMv2-ss). A host emits Interests, the other receives them.

- **Two tests run:**
  - **CPU and throughput:** The emitter attempts to exhaust system resources: first with a P4 Ethernet switch (parses the Ethernet header and matches against two tables) and then with our NDN router. We collect throughput and CPU usage measures.
  - **Functional block weight:** Without exhausting the system, we find the latency of each functional block by isolating it from the others. Then, we vary the number of components in the Interest packets to assess the latency increase that results from that variation, on each of the functional blocks.
CPU and throughput

- The P4 NDN router performs many more activities than the P4 Ethernet switch, so it has less throughput.
• The parser and the hashtray construction ("Other") yield higher latency as the number of components increases.
  – The other functional blocks are within the acceptable error margins.
PART IV
Conclusions & Future Work
Ongoing & Future Work

• Optimize hashtray construction process, for example by parallelizing hash calculations.

• Port and adapt our solution to a hardware platform.
  – NetFPGA SUME
  – Barefoot Tofino

• Larger-scale evaluations.
Conclusions

- **NDN** is a promising new architecture tailored for the Internet’s most frequent use case: content distribution.
  - However, no NDN line-rate hardware exists.
  - By consequence, current NDN implementations are totally or partially software-based.

- Our contribution is the design and implementation of a P4_16 NDN router that:
  - Includes all of an NDN router’s functional blocks;
  - Can be ported to hardware, and takes existing hardware in consideration (e.g. fast TCAM for the FIB);
  - Requires scalable amounts of memory compared to the state-of-the-art solution.
Thank you for listening!

Questions?

Rui Miguel
(speaker)
LASIGE, Faculdade de Ciências
Universidade de Lisboa
(Faculty of Sciences, University of Lisbon), Lisbon

fc44396@alunos.fc.ul.pt